Abstract-The recently proposed stacked switched capacitor (SSC) energy buffer architecture can extend the lifetime of singlephase ac-dc converters by replacing the electrolytic capacitors needed for twice-line-frequency energy storage with film or ceramic capacitors, while maintaining comparable effective energy density. This paper presents a methodology for further increasing the effective energy density of SSC energy buffers by optimizing the capacitance ratios of the capacitors used in the energy buffer. It is systematically shown that the relative enhancement in effective energy density depends on the required ripple ratio and the number of backbone and supporting capacitors in the energy buffer. The proposed approach can substantially increase the effective energy density of the energy buffer. For example, the effective energy density of a 1-10 enhanced unipolar SSC energy buffer, designed for a 10% ripple ratio, can be increased by 100% as a result of this capacitance ratio optimization. The presented methodology is validated using a 1-2 enhanced unipolar SSC energy buffer designed for an 8-W offline LED driver.
I. INTRODUCTION

S
INGLE-PHASE ac-dc and dc-ac converters, from here on referred to simply as ac-dc converters, with high power factor require energy storage to buffer the difference in the instantaneous power between their ac and dc ports. The instantaneous power at the ac port, P ac , varies at twice the line frequency, whereas a constant power, P dc (equal to the average value of P ac ), is required at the dc port, warranting an intermediate energy storage element, as illustrated in Fig. 1 . The energy buffer needs to store energy E b = P dc /ω line , where ω line is the radial frequency of the line (377 rad/s in the US). Since this twice-line-frequency (also referred to as double line frequency) energy storage requirement depends only on the average power of the converter and the line frequency, it cannot be decreased simply by increasing the switching frequency of the converter. Traditionally, electrolytic capacitors are used to buffer this twice-line-frequency energy owing to their relatively high energy density and low cost. However, the short lifetime and temperature constraints of electrolytic capacitors are a concern [1] , especially in applications where long lifetime is required, such as LED drivers and solar microinverters [2] - [5] . On the other hand, film and ceramic capacitors have much longer lifetime [6] , [7] , but lower energy density. Film and ceramic capacitors also have lower equivalent series resistance (ESR). In typical unity power factor applications, to the 0885-8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
first order, the root mean square current flowing into the twiceline-frequency energy buffer is independent of the dc bus voltage ripple. So the power losses in the twice-line-frequency energy buffer depend primarily on the ESR of the capacitors used in the energy buffer. As a result, the lower-ESR film and ceramic capacitors can be charged and discharged over a wide voltage range more efficiently than is practical with electrolytic capacitors, provided a mechanism is available to maintain the dc bus voltage within a required narrow range. A number of strategies to increase the energy utilization of film and ceramic capacitors have been proposed [8] , including the use of an additional bidirectional dc-dc converter [9] - [16] , energy buffer incorporated into the power stage [17] - [21] , and switched capacitor energy buffers [22] - [31] . Approaches that rely on an additional bidirectional dc-dc converter as an interface between the main power converter and an energy buffer capacitor result in considerable additional losses when high power density is to be maintained. Incorporating the energy buffer into the operation of the main converter partially reduces these losses but imposes constraints on the operation of the converter. Existing switched capacitor energy buffer solutions do not have these efficiency and flexibility handicaps but can be complex, because they may need a large number of switches and capacitors to maintain a narrowrange bus voltage while achieving high energy utilization [22] , [23] . The stacked switched capacitor (SSC) energy buffer architecture has the least complexity amongst the switched capacitor approaches and also maintains their efficiency and flexibility benefits [24] - [31] . SSC energy buffers can achieve higher efficiency than the magnetic dc-dc converter based energy buffers because they eliminate the need for inductors (eliminating magnetic losses), utilize relatively lower blocking voltage switches (reducing conduction losses), and switch at low multiples of the line frequency (minimizing switching losses). A number of different SSC energy buffer topologies have been introduced, that can be categorized into unipolar and bipolar SSC energy buffers. Both of these SSC energy buffers have enhanced variants, which increase the effective energy density of the buffers. However, all the SSC energy buffers proposed thus far use capacitors with equal capacitance values. This paper introduces a methodology for further enhancement of the effective energy density of SSC energy buffers by optimizing the capacitance ratio of the capacitors used in the energy buffer. First, an analytical framework is developed for the design of SSC energy buffers with arbitrary capacitance values. Then, a gradient search based algorithm is implemented and utilized to identify the capacitance ratio that results in the highest effective energy density for a given SSC energy buffer topology. It is shown that the relative improvement in the effective energy density depends on the topology of the SSC energy buffer and the dc bus voltage ripple ratio for which it is designed. The proposed optimization methodology can achieve substantial increase in effective energy density of the SSC energy buffers. For example, it results in a 100% increase in the effective energy density for a 1-10 enhanced unipolar SSC energy buffer designed with a 10% dc bus voltage ripple, relative to when the energy buffer is designed using capacitors of equal capacitance values. The effectiveness of the proposed methodology is validated using a prototype 1-2 enhanced unipolar SSC en- ergy buffer designed for an 8-W offline LED driver. Two 1-2 enhanced unipolar SSC energy buffers, one with capacitors of equal capacitance values, and the other with capacitors having optimized capacitance values, are designed, built, and tested. It is shown that the SSC energy buffer with optimized capacitance values has a lower passive volume while maintaining the same performance. This paper is an expanded version of our earlier conference paper [27] , and incorporates some material from another of our conference papers [29] . It also includes additional analysis and discussions, including a comparison of capacitance ratio optimized enhanced unipolar and bipolar SSC energy buffers, and presents further details about the prototype circuit and the experimental results.
The remainder of this paper is organized as follows. The operational principle of the enhanced unipolar and enhanced bipolar SSC energy buffers is presented in Section II. Section III develops the analytical framework for the design of enhanced unipolar and enhanced bipolar SSC energy buffers with capacitors of arbitrary capacitance values. Section IV presents the capacitance ratio optimization methodology for the enhanced unipolar and enhanced bipolar SSC energy buffers, and the results based on this optimization methodology. The detailed design of a prototype 1-2 enhanced unipolar SSC energy buffer that utilizes the proposed optimization methodology is presented in Section V. Section VI provides the results from the prototyped SSC energy buffer to validate the benefits of the proposed optimization, and the performance of the capacitance ratio optimized SSC energy buffer. Finally, conclusions are presented in Section VII.
II. SSC ENERGY BUFFERS-OPERATIONAL PRINCIPLE
An SSC energy buffer comprises two series-connected blocks (referred to as backbone and supporting blocks) of switches and capacitors, as shown in Fig. 2(a) [24] . It works on the principle that while the voltage across each block and each individual capacitor is allowed to vary across a wide range, the variations in voltages across the two blocks compensate for each other, resulting in a narrow range dc bus voltage, as shown in Fig 2(b) . Two categories of SSC energy buffers have been developed: unipolar and bipolar SSC energy buffers. In the unipolar design, the supporting block capacitors can only connect in series with the backbone block capacitor. However, in the bipolar design the supporting block capacitors can switch between a series and an antiseries connection with the backbone block capacitor(s). Both unipolar and bipolar SSC energy buffers have enhanced variants; these improve performance in the case of the unipolar design by adding one switch, and in the case of the bipolar design by simply modifying its control [26] . Since enhanced SSC energy buffers have higher effective energy density than the basic designs, this paper focuses primarily on the enhanced designs.
A. Enhanced Unipolar SSC Energy Buffers
The enhanced unipolar SSC energy buffer, shown in Fig. 3 , consists of one backbone capacitor (C 11 ), m supporting capacitors (C 21 , C 22 , . . . , C 2m ) and (m + 1) supporting switches (S 20 , S 21 , S 22 , . . . , S 2m ) and is referred to as a 1-m enhanced unipolar design. In the conventional design, all capacitors have equal capacitance values and different voltage ratings. The capacitors are precharged to appropriate voltage levels through a specific precharge sequence before the buffer starts normal operation. These initial voltage levels help maintain a narrow-range dc bus voltage during normal charge/discharge operation of the buffer. Fig. 4 shows the dc bus and individual capacitor voltages during normal operation of a 1-m enhanced unipolar SSC energy . Here, V max , V min , and V nom are the maximum, minimum, and nominal values of the dc bus voltage, respectively. At the beginning of the discharge cycle, all the capacitors are charged to their maximum voltages and S 20 is ON (and all the other switches are OFF) connecting C 11 across the dc bus and allowing it to discharge. Once the dc bus voltage reaches its minimum allowed value of (1 − R v )V nom , S 20 is turned OFF and S 21 is turned ON so that the voltage across C 21 adds to the voltage across C 11 and elevates the dc bus voltage back to its maximum allowed value of (1 + R v )V nom . Now C 11 and C 21 are discharged in series until the minimum bus voltage threshold is again reached, and the next switch transition takes place (S 21 turned OFF and S 22 turned ON). This procedure continues until all the capacitors have been utilized. After this, the charging process must begin, which is simply the reverse of the discharging process. It can be seen from Fig. 4 that while the bus voltage remains within a narrow range of 2R v V nom , the voltage across C 11 varies by a large amount, allowing a larger amount of energy to be extracted out of the energy buffer relative to when a single capacitor is used.
B. Enhanced Bipolar SSC Energy Buffers
Fig . 5 shows the topology of an enhanced bipolar SSC energy buffer. This SSC energy buffer has n backbone capacitors (C 11 -C 1n ), m supporting capacitors (C 21 -C 2m ), and (n + m + 4) switches, and is referred to as an n-m enhanced bipolar design. In the conventional design, all capacitors have equal capacitance values and different voltage ratings; they are precharged to appropriate voltage levels through a specific precharge sequence before the energy buffer starts normal operation.
During normal operation, one supporting capacitor is connected either in series or antiseries with one backbone capacitor, or a backbone capacitor is directly connected across the dc bus, as the SSC energy buffer charges/discharges [26] . This reconfiguration is achieved by appropriately turning ON and OFF the H-bridge switches (S H1 , S H2 , S H3 , and S H4 ). The normal operation switch states and individual capacitor voltage waveforms for an n-m enhanced bipolar SSC energy buffer with capacitors of equal capacitance values, a nominal bus voltage of V nom , and a nominal-to-peak ripple voltage of R v V nom are shown in Fig. 6. Fig. 6 shows the resultant dc bus voltage (v BUS ) and the voltage across the supporting block (v 2 ) as a backbone capacitor (C 1n ) goes through a complete charge and discharge cycle. The remaining backbone capacitors are charged/discharged through a similar sequence.
At the start of the discharge phase, the backbone capacitor C 1n is at its highest energy state, while all the supporting capacitors are at their lowest energy state. At this time, the voltage across C 1n is at its highest level and greater than the bus voltage. Therefore, the supporting capacitor precharged to the highest voltage level (C 2m ) is connected in antiseries with C 1n (by turning ON S H2 , S H3 , S 2m , and S 1n ) so that the voltage across C 2m (v c2m ) subtracts from the voltage across C 1 n (v c1n ) and brings the dc bus voltage within its required limits. Once the SSC energy buffer starts discharging, the backbone capacitor C 1n discharges, while the supporting capacitor C 2m charges until the dc bus voltage reaches its minimum allowed value. At this point, switch S 2m is turned OFF and S 2(m−1) is turned ON to connect the next supporting capacitor (C 2(m−1) ) in antiseries with C 1n and the discharge of the buffer continues. This process continues until all the supporting capacitors are charged. Then C 1n is connected directly across the dc bus by turning ON S H1 and S H2 (or S H3 and S H4 ) and allowed to discharge by itself until the bus voltage reaches the minimum allowed voltage level. Next the H-bridge switches are flipped (i.e., S H2 and S H3 are turned OFF, and S H1 and S H4 are turned ON), so that the supporting capacitors can now be connected in series with the backbone capacitor C 1n and the same discharging process is continued. This allows the supporting capacitors to be discharged to their original voltages, while C 1n is further discharged. When all the supporting capacitors have been discharged, the backbone capacitor voltage reaches its minimum value, which is lower than the dc bus voltage. It can be seen from Fig. 6 that the voltage across the supporting capacitors is the same at the beginning and at the end of a discharge cycle. Therefore, in designs having multiple backbone capacitors, the same supporting capacitors can be utilized to discharge the other backbone capacitors. Once all the backbone capacitors have been discharged, the energy buffer must charge. The charging process is simply the reverse of the discharging process. As in the case of the unipolar design, the bipolar SSC energy buffer maintains its bus voltage within a narrow range of 2R v V nom , even though the voltage across the backbone capacitor(s) varies by a large amount, as can be seen from Fig. 6 .
III. ENERGY BUFFERING RATIO OF SSC ENERGY BUFFERS WITH ARBITRARY CAPACITANCE VALUES
An important metric for performance evaluation of energy buffers is their energy buffering ratio (Γ b ), which is defined as the ratio of the energy that can be injected and extracted from the energy buffer in one charge/discharge cycle to the total energy capacity of the buffer and can be expressed as
where E max and E min are, respectively, the maximum and minimum energy stored in the energy buffer during normal operation, and E rated is the total energy storage capacity of the energy buffer. The larger the value of Γ b the smaller the energy buffer can be for a given amount of energy that needs to be buffered. Hence, maximizing the energy buffering ratio for a given value of voltage ripple ratio and number of backbone and supporting capacitors is a highly desirable objective. All the SSC energy buffers presented in the literature thus far have used capacitors of equal capacitance value. The energy buffering ratio of these buffers depends on the selected topology (i.e., enhanced unipolar versus enhanced bipolar and the number of backbone and supporting capacitors) and the bus voltage ripple ratio for which the buffer is being designed. The energy buffering ratio of 1-m enhanced unipolar SSC energy buffers (Γ b,u(equal) ) and n-m enhanced bipolar SSC energy buffers (Γ b,b(equal) ) having capacitors of equal capacitance value is given by [26] 
In principle, SSC energy buffers can also be designed with capacitors having unequal capacitance values. However, no design methodology has been presented for selecting the optimal capacitance values of the capacitors in the energy buffer, so as to maximize its energy buffering ratio and hence minimize its size. The development of such a methodology can be facilitated by having an expression for the energy buffering ratio of the SSC energy buffers with capacitors of arbitrary capacitance values. The following sections develop the expressions for the energy buffering ratio of enhanced unipolar and enhanced bipolar SSC energy buffers comprising capacitors of arbitrary capacitance values.
A. Enhanced Unipolar SSC Energy Buffers With Capacitors of Arbitrary Capacitance Values
The energy buffering ratio of an enhanced unipolar SSC energy buffer comprising capacitors of arbitrary capacitance value can be computed using (1) once expressions for its rated energy storage and the maximum and minimum energy stored in the buffer during a charge/discharge cycle have been obtained. The normal operating waveforms for a 1-m enhanced unipolar SSC energy buffer comprising capacitors of arbitrary capacitance values while being discharged by a constant current are shown in Fig. 7 . Although the waveforms in Fig. 7 are drawn assuming constant current discharge, the equations derived below are valid for arbitrary current shapes as they only depend on the total charge removed from the capacitors. The maximum and minimum energy stored in the 1-m enhanced unipolar SSC energy buffer can be expressed in terms of the individual capacitors' initial (energy buffer fully charged) and final (energy buffer fully discharged) voltages as
Here, V C i j (max) and V C i j (min) are the maximum and minimum voltages across capacitor C ij at the start and at the end of the discharge period, respectively, as shown in Fig. 7 . Note that for an enhanced unipolar SSC energy buffer, the maximum energy stored in the buffer during a charge/discharge cycle is also the rated energy of the buffer. The waveforms shown in Fig. 7 can be used to express the initial and final voltages across each capacitor in terms of the nominal dc bus voltage (V nom ), the dc bus voltage ripple ratio (R v ) and the capacitance ratios, as discussed below.
When the enhanced unipolar SSC energy buffer is fully charged (i.e., the initial state), capacitor C 11 is directly connected across the dc bus. Hence, the initial voltage of C 11 equals the maximum allowed dc bus voltage:
As the energy buffer discharges, the voltage across C 11 decreases. When this voltage reaches the minimum allowed dc bus voltage value of (1 − R v )V nom , capacitor C 21 is connected in series with C 11 to boost the dc bus voltage. For the dc bus voltage to be boosted to its maximum allowed value, the initial voltage across C 21 must be
Next, C 11 and C 21 are discharged in series until the total voltage drop across them equals 2R v V nom , and the dc bus voltage again reaches (1 − R v )V nom . Since the two capacitors are discharged by the same current, their individual voltage drops are inversely proportional to their capacitance values. Hence, the final voltage across C 21 is given by
To boost the dc bus voltage to its maximum allowed value, C 22 is next connected in series with C 11 . Then, C 11 and C 22 are discharged until the total voltage drop across them reaches 2R v V nom . Capacitor C 23 is then connected in series with C 11 and the discharge continues. This process is repeated with all the remaining supporting capacitors, until C 2m has also been discharged. Applying the principles used above to determine the initial and final voltages across C 21 , the initial and final voltages for the other supporting capacitors are given by (10) where k = 2, . . . , m, and the final voltage across C 11 is given by
(11) These expressions for the initial and final voltages across all the capacitors (6)- (11) can be substituted into (4) and (5), and then into (1) to yield an expression for the energy buffering ratio of the 1-m enhanced unipolar SSC energy buffer with capacitors of arbitrary capacitance values given in (12) as shown at the bottom of this page.
Here
. . , and α 2m = C 2m /C 11 are the ratios of the capacitance values of the supporting capacitors (C 21 , . . . , C 2m ) to the capacitance value of the backbone capacitor (C 11 ). It can be seen that the expression for energy buffering ratio is only in terms of the dc bus voltage ripple ratio (R v ) and the capacitance ratios of the capacitors rather than the actual capacitance values, and reduces to (2) when all the capacitance ratios are set to 1 (i.e., equal capacitance values). The actual capacitance values of individual capacitors depend on the energy needed to be buffered by the energy buffer, which in turn is a function of the average output power, P dc , and the line frequency. The energy storage requirement, E b , of the energy buffer is given by
The expressions for the maximum and minimum capacitor voltages (6)-(11) can be combined with (4), (5) , and (13) to obtain the actual capacitance values for the backbone and the supporting capacitors: 
B. Enhanced Bipolar SSC Energy Buffers With Capacitors of Arbitrary Capacitance Values
Fig . 8 shows the normal operation voltage waveforms for an n-m enhanced bipolar SSC energy buffer with capacitors of arbitrary capacitance values, while being discharged by a constant current. The expressions developed here are also valid for nonconstant discharge currents since they depend only on the total charge that flows through each capacitor. The maximum and minimum energy stored in an n-m enhanced bipolar SSC energy buffer can be expressed in terms of the individual capacitors' initial (energy buffer fully charged) and final (energy buffer fully discharged) voltages:
The first term in each equation represents the energy stored in the backbone capacitors and the second term represents the energy stored in the supporting capacitors. Note from (16) and (17) that since the initial and final voltages across the supporting capacitors are the same, the initial and final energy stored in the supporting capacitors is the same, as can be seen from Fig. 8 . Hence, over a quarter line period, there is no net change in the
energy of the supporting capacitors, and they do not contribute toward the energy buffered in the energy buffer. However, the supporting capacitors do contribute to the total energy storage capacity of the buffer, which is given by
In order to determine E max , E min , and E rated , expressions for the initial and final voltages across each of the capacitors are needed. Fig. 8 shows a discharge cycle for one backbone capacitor (C 1n ) in an enhanced bipolar SSC energy buffer with m supporting capacitors, during normal operation while being discharged by a constant current. As in the case of the enhanced unipolar SSC energy buffer, these waveforms can be used to obtain the maximum and minimum voltages across the individual capacitors. During the period when S H1 and S H2 are ON, i.e., when only the backbone capacitor is connected across the dc bus, the backbone capacitor voltage decreases from (1 + R v )V nom to (1 − R v )V nom , at which point S 21 is turned ON and C 21 is connected in series with the backbone capacitor. This increases the bus voltage back to (1 + R v )V nom . Hence, the maximum voltage on C 21 needs to be equal to the bus peak-to-peak ripple voltage:
Next, C 1n and C 21 are discharged in series until the bus voltage drops again by 2R v V nom . Since C 1n and C 21 are discharged by the same current, their individual voltage drops are inversely proportional to their capacitance values. Hence, V C 21(min) is given by
Next, S 21 is turned OFF and S 22 is turned ON, connecting C 22 in series with C 1n . The bus voltage again needs to rise to its maximum allowed value, i.e., increase by 2R v V nom . Therefore the maximum voltage on C 22 needs to be 2R v V nom greater than the minimum voltage on C 21 . Hence V C 2 2 (max) is given by
Next, C 22 discharges in series with C 1n and the bus voltage again reaches its minimum threshold. At this instant, C 22 is at its minimum voltage level, which can be determined using the same procedure as that used for computing V C 2 1 (min) , and is given by
All the remaining supporting capacitors are also connected one at a time in series with C 1n and discharged, as shown in Fig. 8 . Hence, a similar procedure, as used for the computation of maximum and minimum voltages on C 21 and C 22 , can be used to determine the maximum and minimum voltages across all the remaining supporting capacitors. The maximum and minimum voltages across a supporting capacitor C 2 k are given by
Next, we need to determine the minimum and maximum voltages across the backbone capacitors. At the end of the discharge cycle, the bus voltage is (1 − R v )V nom , and the supporting capacitor C 2m is at its minimum voltage level and is connected in series with C 1n . Hence, the minimum voltage on C 1n is given by
(25) Similarly at the beginning of discharge cycle, the bus voltage is (1 + R v )V nom and C 2 m is at its minimum voltage level and connected in antiseries with C 1n . Hence, the maximum voltage on C 1n is given by
(26) Since all the backbone capacitors are charged and discharged in an identical fashion, the maximum and minimum voltages of the remaining backbone capacitors are equal to the maximum and minimum voltages of C 1n .
The maximum and minimum voltage values of all the capacitors can be substituted into (16)- (18) to determine the maximum, minimum, and rated energy storage of the energy buffer. These can then be used in (1) to obtain the energy buffering ratio for an n-m enhanced bipolar SSC energy buffer with capacitors having arbitrary capacitance values given in (27) as shown at the bottom of this page.
Here α 21 , α 22 , . . . , α 2m are the ratios of the capacitance values of the supporting capacitors (C 21 , C 22 , . . . , C 2m ) to the capacitance value of the backbone capacitor C 1n , i.e., α 2j ≡ C 2 j C 1 n . Equation (27) assumes that the capacitance values of all the backbone capacitors are identical; this is an optimum choice since the function of all the backbone capacitors is identical. As expected, (27) reduces to (3) when all the capacitance ratios are set to one. Fig. 9 . Energy buffering ratios as a function of capacitance ratios for: 1-2 enhanced unipolar SSC energy buffer with voltage ripple ratio of (a) 5% and (b) 15%, and 1-2 enhanced bipolar SSC energy buffer with voltage ripple ratio of (c) 5% and (d) 15%.
Actual capacitance values for the capacitors used in the enhanced bipolar SSC energy buffer can be computed by substituting the maximum and minimum voltages computed above into (13) . The capacitance value for the backbone capacitors is given as
The supporting capacitor values can be obtained from the backbone capacitor value using
IV. CAPACITANCE RATIO OPTIMIZATION
The energy buffering ratio of enhanced unipolar and enhanced bipolar SSC energy buffers depends on the ratios of the capacitance values of the capacitors used in the buffers, in addition to the number of supporting and backbone capacitors and the voltage ripple ratio for which the energy buffer is designed, as can be seen from (12) and (27) , respectively. The energy buffering ratio of a 1-2 enhanced unipolar and a 1-2 enhanced bipolar SSC energy buffer as a function of their capacitance ratios (
) is plotted in Fig. 9 using (12) and (27) , respectively. These plots are given for two values of voltage ripple ratio (5% and 15%) and for capacitance ratios in the range of 0.1-5. It can be seen that for both enhanced unipolar and enhanced bipolar SSC energy buffers, the energy buffering ratio varies as a function of the capacitance ratios and there is an optimal point in the α 21 -α 22 space where the energy buffering ratio is maximized. As the voltage ripple ratio changes, the maxima occur at different values of α 21 and α 22 . The general shape of variation in energy buffering ratio with respect to α 21 and α 22 is the same for the enhanced unipolar and enhanced bipolar SSC energy buffers; however, the enhanced bipolar version has higher energy buffering ratio. Conducting a brute force exhaustive search for the optimal point by sweeping across the values of α 21 , α 22 , . . . , α 2m is computationally inefficient, especially in designs with a large number of supporting capacitors (m) and for a range of values of the voltage ripple ratio (R v ). Hence, a gradient-based search algorithm is developed to increase the computational speed. This search algorithm starts with all the capacitance ratios (α 21 , . . . , α 2m ) set to a user defined initial value (typically 1). In each iteration, the capacitance ratio associated with one of the supporting capacitors is changed by a fixed amount. If the change results in an increase in the energy buffering ratio, then the change in capacitance ratio is retained, otherwise it is rolled back. In the next step, the capacitance ratio associated with a different supporting capacitor is changed, and again the change retained only if it results in an increase in the energy buffering ratio. This process is repeated until the energy buffering ratio stops increasing. Table I shows the comparison of computation time taken to determine the optimal capacitance ratios using the exhaustive search and the gradient search algorithms for the 1-2, 1-3, and 1-4 enhanced unipolar SSC energy buffers. Both search algorithms return the same values for the optimal capacitance ratios and the optimized energy buffering ratio, ensuring that the gradient search algorithm is not returning a local optima. The gradient search algorithm substantially reduces the time needed to perform the search. This is especially true in the case of the higher order SSC energy buffers, where the gradient search algorithm increases the computational speed by orders of magnitude. The following sections present optimization results obtained for enhanced unipolar and enhanced bipolar SSC energy buffers using this gradient search algorithm.
A. Capacitance Ratio Optimization for Enhanced Unipolar SSC Energy Buffers
The optimal capacitance ratios for four different enhanced unipolar SSC energy buffers (1-2, 1-3, 1-4, and 1-10) as a function of voltage ripple ratio are shown in Fig. 10 . It is interesting to note that in all cases, as the voltage ripple ratio increases, the optimal capacitance ratios for all the supporting capacitors decrease. This is quite understandable, since as the voltage ripple ratio approaches 100%, the energy buffering ratio of a single capacitor reaches 100%, making a single capacitor the optimal design. Hence, designs that have a large backbone capacitor relative to the supporting capacitors (and therefore behave more like a single capacitor) are optimal for large ripple ratios. Also it is worth noting that for a given voltage ripple ratio, the optimal capacitance ratios of the supporting capacitors are lower in designs with a larger number of supporting capacitors, i.e., α 21 (= C 21 /C 11 ) is lower in the 1-3 design compared to the 1-2 design. Fig. 11 compares the energy buffering ratio of the same four 1−m enhanced unipolar SSC energy buffers (1-2, 1-3, 1-4, and 1-10) when designed with optimized capacitance ratios (red solid line) versus when designed with equal capacitance (blue dashed line). The energy buffering ratio of a single capacitor (black solid line) is also plotted for comparison purposes. Clearly, the energy buffering ratio is higher when the capacitance ratio is optimized. The relative enhancement in energy buffering ratio depends on the voltage ripple ratio. In each design (1-2, 1-3, 1-4, and 1-10) there is a narrow range of voltage ripple ratios in which the optimal capacitance ratios are close to unity and the enhancement in energy buffering ratio is not significant. However, at voltage ripple ratios above and below this range, substantial improvements in energy buffering ratio can be attained by optimally selecting the relative capacitance values of the capacitors in the energy buffer. This is especially true at high ripple ratios for designs with a large number of supporting capacitors, as can be seen from Figs. 11 and 12. shows the relative enhancement in energy buffering ratio of enhanced unipolar SSC energy buffers with different numbers of supporting capacitors when designed with optimized capacitance ratios versus when designed with equal capacitance values. Even the 1-2 enhanced unipolar SSC energy buffer designed for a 5% voltage ripple ratio achieves a 17% enhancement in energy buffering ratio, when using optimized capacitance ratios, this can translate to a 17% reduction in passive volume. For a 10% voltage ripple ratio, a 1-10 enhanced unipolar SSC energy buffer achieves a 100% increase in energy buffering ratio. The increase in energy buffering ratio is also significant at low ripple ratios. For example, at a voltage ripple ratio of 1.5%, the energy buffering ratios for even the relatively simple 1-2 and 1-3 enhanced unipolar SSC energy buffers increase by 36% and 37%, respectively, as a result of the proposed capacitance ratio optimization. This provides an opportunity to increase the energy density of single phase ac-dc converters utilizing SSC energy buffers in applications where the requirement on dc bus voltage ripple ratio is fairly stringent [31] , [32] . It is also worth noting that the energy buffering ratio of the enhanced unipolar SSC energy buffers with equal capacitance values is a nonmonotonic function of voltage ripple ratio (see Fig. 11 ) and reaches a maximum value at a voltage ripple ratio given by 
However, no such limit on energy buffering ratio exists if the capacitance ratios are optimally selected.
B. Capacitance Ratio Optimization for Enhanced Bipolar SSC Energy Buffers
The optimal capacitance ratios for four different enhanced bipolar SSC energy buffers (1-2, 1-3, 2-2, and 2-3) as a function of voltage ripple ratio are shown in Fig. 13 . Similar to the case of unipolar designs, as the ripple ratio increases, the optimal capacitance ratios for the supporting capacitors decrease. Also, for a given ripple ratio an increase in the number of supporting capacitors results in a reduction in the optimal capacitance ratios of the supporting capacitors, e.g., in going from the 1-2 to the 1-3 design, α 21 (= C 21 /C 11 ) and α 22 (= C 22 /C 11 ) decrease. Fig. 14 compares the energy buffering ratios of these four enhanced bipolar SSC energy buffers (1-2, 1-3, 2-2 , and 2-3) when designed with optimized capacitance ratios (red solid line) versus when designed with equal capacitance (blue dashed line). As in the case of the enhanced unipolar SSC energy buffers, the designs with optimized capacitance ratios have higher energy buffering ratios; the difference being large at high and low ripple ratios. Also note that for a given number of backbone and supporting capacitors, the enhanced bipolar designs with equal capacitance achieve their peak energy buffering ratio at a particular ripple ratio given by
However, with optimized capacitance ratios, energy buffering ratio increases monotonically with ripple ratio.
The relative increase in energy buffering ratio due to capacitance ratio optimization for a number of enhanced bipolar SSC energy buffers is shown in Fig. 15 . The nonmonotonic shape of an individual curve in Fig. 15 can be understood by noting that for large ripple ratios, the improvement in energy buffering ratio comes from a reduction in supporting capacitor size, while for small ripple ratios the improvement comes from a larger voltage variation across the backbone capacitors. It can also be seen from Fig. 15(a) that for a given number of backbone capacitors, for large ripple ratios, the larger the number of supporting capacitors, the greater is the improvement in energy buffering ratio relative to the equal capacitance design. Fig. 15(b) shows the relative increase in energy buffering ratio as the number of backbone capacitors is varied for a given number of supporting capacitors (2 in this case). It can be seen that for low ripple ratios, the relative improvement in energy buffering ratio is higher for the designs having large number of backbone capacitors. However, for higher ripple ratios, improvement in energy buffering ratio is higher for designs having less number of backbone capacitors.
C. Comparison Between Capacitance Ratio Optimized Enhanced Unipolar and Bipolar SSC Energy Buffers
Capacitance ratio optimized SSC energy buffers achieve higher energy buffering ratio than equal capacitance SSC energy buffers, as discussed in Sections IV-A and IV-B. It is also instructive to compare capacitance ratio optimized enhanced unipolar SSC energy buffers with their bipolar counterparts (having the same number of total switches) in terms of energy buffering ratio. Fig. 16(a)-(c) shows the energy buffering ratio, as a function of voltage ripple ratio, for various capacitance ratio optimized enhanced unipolar and enhanced bipolar SSC energy buffers with a total of 6, 8, and 10 switches, respectively. Note that while there is only one enhanced unipolar topology for a given number of switches, there are multiple enhanced bipolar SSC energy buffer topologies that have the same switch count. For example, both the 1-2 enhanced bipolar and the 2-1 enhanced bipolar SSC energy buffers have six switches. It is interesting to note that in designs utilizing few switches [e.g., six switches, as in Fig. 16(a) ], the enhanced unipolar SSC energy buffers have higher energy buffering ratio than the enhanced bipolar designs across the entire range of voltage ripple ratios that would typically be used in a practical application (1-50%). However, as the number of switches used increases, enhanced bipolar SSC energy buffers offer a higher energy buffering ratio than their unipolar counterparts at low voltage ripple ratios, as can be seen from Fig. 16(b) and (c). This is not true for high voltage ripple ratios. At high ripple ratios, irrespective of the number of switches used, enhanced unipolar SSC energy buffers have superior performance relative to bipolar designs. It may be noted that an upper bound on the number of switches and capacitors in an SSC energy buffer may exist to limit its switching frequency and ensure time scale separation between the control loops of the SSC energy buffer and the ac-dc converter, as discussed in [33] .
To understand the performance difference between the enhanced unipolar and enhanced bipolar SSC energy buffers, note that at high ripple ratios, the energy stored in the supporting capacitors becomes a larger fraction of the energy storage capacity of the energy buffer. However, unlike in enhanced unipolar designs, the supporting capacitors in enhanced bipolar SSC energy buffers do not contribute to their energy buffering capability. Hence, enhanced unipolar designs are better than enhanced bipolar designs at large ripple ratios. For the same reason, in bipolar designs with high voltage ripple ratios, the larger the number of backbone capacitors for a given number of total capacitors, the higher is the energy buffering ratio, as can be seen from Fig. 16 . It is also interesting to note that as ripple ratio exceeds 50%, a single capacitor provides better energy buffering than a capacitance ratio optimized 1−m enhanced bipolar SSC energy buffer. However, an optimized n-m enhanced bipolar with (n ≥ 2) and a 1−m enhanced unipolar SSC energy buffer still have significant advantage over a single capacitor even at ripple ratios exceeding 50%.
V. PROTOTYPE DESIGN AND SIMULATIONS
To validate the optimization methodology presented above, two versions of the 1-2 enhanced unipolar SSC energy buffer (Fig. 3 with m = 2) suitable for an 8-W offline LED driver have been designed, simulated, built, and tested. One version uses capacitors with equal capacitance values, while the other uses capacitors with optimized capacitance values. The LED driver used for this prototype is an LM3444 LED driver evaluation board with a 60-Hz 120-V rms input voltage and a 21-V output voltage (i.e., V nom = 21 V). The SSC energy buffer, built using class-2 ceramic capacitors, replaces two 330-μF/35-V electrolytic capacitors. With these electrolytic capacitors connected, the LED driver has a 2 V peak-to-peak output voltage ripple (i.e., R v = 5%). For a 1-2 enhanced unipolar SSC energy buffer with 5% voltage ripple ratio the optimized capacitance ratios are: α 21 = 5.18 and α 22 = 2.78, as can be seen from Fig 10(a) .
The capacitance values for C 11 , C 21 , and C 22 in the two prototypes are computed using (14) and (15) . Note that once the capacitance ratios (α 21 , α 22 , . . . , α 2m ) are known, (6)- (11) can be used to compute the maximum and minimum voltages across each capacitor, which can then be used in (14) and (15) to compute the actual capacitance values. Table II shows the required capacitance values and voltage ratings of the capacitors, for the two prototyped SSC energy buffers-one with capacitors of equal capacitance value, and one with capacitors with optimized capacitance ratios. Table II also lists the capacitance values and voltage ratings of the ceramic capacitors actually used in the two prototypes. Note that since class-2 ceramic capacitors, whose capacitance vary strongly with applied voltage, are used in this design, the selected capacitance values in Table II are larger than the required linear capacitance values. The SSC energy buffer with optimized capacitance values has a total energy capacity of only 0.056 J as compared to the one with equal capacitance values which has a total energy capacity of 0.065 J. Hence, there is a 14% reduction in total energy storage capacity. As shown in Table II , optimizing the capacitance ratios reduces the passive volume of the 1-2 enhanced unipolar SSC energy buffer by about 8.6%. The reduction is significant even though it is less than the theoretically predicted value of 17%. The reason for the difference between the actual and the theoretically predicted value is because the energy density of commercially available 35-V ceramic capacitors is higher than the energy density of 4-V and 6.3-V ceramic capacitors. Since the optimized capacitance ratio 1-2 enhanced unipolar SSC energy buffer with a 5% voltage ripple ratio uses larger capacitance values for the lower voltage capacitors (C 21 and C 22 ) and smaller capacitance value for the higher voltage capacitor (C 11 ) compared to the equal capacitance design, the reduction in passive volume is less than predicted. Had the design instead been done for a 25% voltage ripple ratio, which requires smaller capacitance values for the lower voltage capacitors and larger capacitance value for the higher voltage capacitor, the actual volume reduction would have been 12.7%, which is more than what is theoretically predicated (4.3%). The optimization methodology can be extended by incorporating in it the voltage dependence of capacitor energy density.
To validate the equal and optimal capacitance designs in terms of their buffering capability, the two designs are simulated in PLECS R . Bus voltage waveforms for the two versions of the Fig. 19 . Switch, gate-drive, and control implementation of the prototype 1-2 enhanced unipolar SSC energy buffer as part of the offline LED driver.
SSC energy buffer are shown in Fig. 17 . Fig. 17(a) shows the bus voltage of the 1-2 enhanced unipolar SSC energy buffer with capacitors of equal capacitance, and Fig. 17(b) shows the bus voltage of the 1-2 enhanced unipolar SSC energy buffer with capacitors with optimized capacitance ratios. As expected both designs maintain the dc bus voltage within the desired 5% voltage ripple range. The impact of capacitance ratio optimization on the transient performance of the SSC energy buffer is also evaluated. For this purpose, a PLECS based model of a Texas Instruments LM4333 based LED driver comprising a power factor correction (PFC) front-end and a 1-2 enhanced unipolar SSC energy buffer is developed. SSC energy buffers with both equal capacitance and optimized capacitance values are considered. Fig. 18 shows the transient response of the bus voltage to a large change in load for both these cases. In this simulation, the load is decreased at time t = 1 s from 100% of the rated value to 50% of the rated value. As can be seen from Fig. 18 , the optimized capacitance value SSC energy buffer reaches steady state more quickly than its equal capacitance value counterpart, while the transient overshoot is only marginally higher. The reason for the faster settling time is that the capacitance ratio optimization results in a decrease in the total energy stored in the SSC energy buffer. Hence, the SSC energy buffer with the optimized capacitance values achieves steady state faster.
The maximum blocking voltages of the SSC energy buffer switches S 21 , S 22 , and S 20 can be computed from the maximum capacitor voltages given in Table II . For example, for the optimized capacitance ratio design, S 20 needs to block 3.9 V in the forward direction, S 21 needs to block 3.9 V in the forward direction and 1.8 V in the reverse direction, and S 22 needs to block 3.9 V in the reverse direction. All the switches need to carry current in the forward and the reverse direction. Fig. 19 shows the full schematic of the prototyped LED driver, comprising a flyback converter and the SSC energy buffer. Note that in the prototyped SSC energy buffer, the relative position of the supporting block and the backbone block is swapped to reduce gate-drive complexity. The four quadrant switch (S 21 ) is implemented using two MOSFETs (S 21a and S 21b ) split across the associated supporting capacitor (C 21 ) to further simplify the gate drive circuit. As a result, the two MOSFETs (S 21b and S 20 ) can be referenced to ground. The remaining two MOSFETs (S 21a and S 22 ) can also be driven by ground referenced drivers, since the voltage across the supporting block does not exceed 4 V, while the gate drive voltage can be 12 V. This eliminates the need for isolated power supplies and helps reduce the size and complexity of the gate driver circuit. All the switches are implemented using 30-V Silicon MOSFETs (CSD17313Q2) and are driven by two TC4427 gate drivers. The grid-tied flyback converter is controlled by an LM3444 controller and the SSC energy buffer is controlled using an MSP430 microcontroller. This microcontroller senses the bus voltage to control the switch state of the SSC energy buffer using a simple state machine and produces four gate-drive signals. Fig. 20 shows a photograph of the SSC energy buffer, where it is compared in size to the electrolytic capacitors it replaces. The total volume of the two electrolytic capacitors is 2010 mm 3 , while the total volume of the ceramic capacitors in the capacitance ratio optimized SSC energy buffer is 649 mm 3 . The majority of the board area is occupied by C 11 , C 21 , and C 22 . The board area occupied by the control and gate drive circuit is quite small and can be further reduced by integrating the control and the gate drivers. Even with all the circuit elements included, the displaced volume of the capacitance ratio optimized SSC energy buffer is not more than the volume of the electrolytic capacitors it replaces. but the two 1-2 enhanced unipolar SSC energy buffers have a clear advantage over electrolytic capacitors in terms of the total energy that needs to be stored and the required passive volume. Between the two 1-2 enhanced unipolar SSC energy buffers, the optimized capacitance ratio SSC energy buffer has the lower energy storage requirement and passive volume. Fig. 21 shows photographs comparing the capacitance ratio optimized 1-2 enhanced unipolar SSC energy buffer prototype with the equal capacitance prototype. The top sides of the two prototypes, which have C 11 , are visible in Fig. 21(a) , while the bottom sides, which have C 21 and C 22 , are visible in Fig. 21(b) . The design with the optimized capacitance ratios has smaller C 11 , and larger C 21 and C 22 , compared to the design with equal capacitance values. Since C 11 is substantially larger than C 21 and C 22 in both designs, the overall passive volume is less in the capacitance ratio optimized design, as can be seen in Fig. 22 . 
VI. EXPERIMENTAL RESULTS
The two 8-W offline LED drivers, one with capacitance ratio optimized and the other with equal capacitance 1-2 enhanced unipolar SSC energy buffer, have been tested to compare the performance of the two energy buffers. These two energy buffers are also compared in performance with the original electrolytic capacitor based energy buffer. The experimentally measured line voltages (v line ) and line currents (i line ) for the three LED drivers with the different energy buffers (electrolytic capacitor, equal capacitance 1-2 enhanced SSC energy buffer, and optimized capacitance ratio 1-2 enhanced SSC energy buffer) are shown in Fig. 23 . As can be seen, the line current (i line ) in all three cases is very similar. Hence, the replacement of the electrolytic capacitor with an SSC energy buffer has no impact on the quality of the grid-side waveforms, which are mainly determined by the performance of the flyback PFC stage. The dc bus voltage (v BUS ), which is also the output voltage of the LED driver, is shown in Fig. 24 for the three different energy buffers. In each case, the bus voltage (v BUS ) is maintained within the required ±5% ripple range (±1 V). For the equal and optimized capacitance ratio 1-2 enhanced unipolar SSC energy buffers, the voltage across the supporting capacitor block (v 2 ) is also shown in Fig. 24 . Even though the supporting block voltages vary across a wide range, the dc bus voltage remains within the required ripple range. This is because the variation in the supporting block voltage (v 2 ) compensates for the variation in the voltage across the backbone capacitor C 11 , this can be seen from Fig. 25 , which shows the voltage across the backbone block (v C 11 ), the voltage across the supporting block (v 2 ), and the bus voltage (v BUS ) for the two SSC energy buffer prototypes. While the two SSC energy buffers maintain the dc bus voltage ripple within the same range, the two bus voltage waveforms are slightly different. These differences arise from the difference in the capacitance values of the corresponding capacitors in the two SSC energy buffer prototypes, which result in different charging and discharging times for the corresponding capacitors while being charged and discharged by identical currents, resulting in slightly different bus voltage waveform shapes. The optimized capacitance ratio 1-2 enhanced unipolar SSC energy buffer achieves higher energy buffering ratio than the equal capacitance design by allowing a larger voltage swing across its backbone and the supporting capacitors, as can be seen in Fig. 25 . This allows it to achieve an 8.6% reduction in passive volume while maintaining the same dc bus voltage ripple ratio. In order to experimentally verify that the capacitance ratio optimization indeed results in faster transient response with minimal increase in overshoot, both start-up and load-step transients are investigated. The start-up transients of both prototyped SSC energy buffers are shown in Fig. 26 . It can be seen that the SSC energy buffer with the optimized capacitance values [see Fig. 26(b) ] achieves steady state more quickly than the equal capacitance value design. Hence, the optimized capacitance ra- tio design, which stores less total energy (see Table III ) than the equal capacitance design has faster transient performance and exhibits less settling time than its equal capacitance counterpart. The faster transient performance of the optimized capacitance value SSC energy buffer in the case of a load change is also verified experimentally. Fig. 27 shows the measured transient response of the two prototyped SSC energy buffers, when the load is decreased from 50% of the rated power to 25% of the rated power. It can be seen from Fig. 27 that the optimized capacitance value SSC energy buffer has a shorter settling time, compared to the equal capacitance design.
The addition of the SSC energy buffer in the power stage can introduce additional failure modes in the converter. However, unlike the life-time constraints of an electrolytic capacitor, these failure modes are not a fundamental limitation and can be mitigated through careful and better engineering design of the energy buffer circuit. One interesting aspect of the SSC energy buffer is its fault tolerant capability under certain faults. For example, under certain fault conditions, the SSC energy buffer can still operate, although with reduced performance such as having a larger than designed bus voltage ripple. Consider a 1-2 enhanced unipolar SSC energy buffer as an example. Assume that due to a fault, the switch S 20 is rendered inoperable. In the case when the switch becomes an open circuit, the circuit can then be operated as a 1-2 unipolar SSC energy buffer (nonenhanced version). The new circuit will now have an increased voltage ripple ratio, R v ,new . The capacitor C 21 will now have its voltage going from 0 V to R v ,new V nom V, and the control for capacitor C 22 branch can be similarly adjusted based on its capacitance value. In the other scenario, when the switch S 20 becomes a short circuit, the supporting capacitor block is bypassed and the SSC energy buffer behaves as a single capacitor C 11 connected across the bus. Other control strategies could Fig. 28 . Experimentally measured round-trip efficiency for an electrolytic capacitor and the 1-2 enhanced unipolar SSC energy buffer. It can be seen that the SSC energy buffer maintains very similar efficiency compared to an electrolytic capacitor, across a wide output power range.
be developed and applied for additional switch/capacitor failure modes and other types of SSC energy buffers.
The round-trip efficiency of the three energy buffers is also compared. The efficiency of an energy buffer is defined as follows:
η buffer = P dc P dc + P loss (32) where P loss is the average power that flows into the energy buffer over a half-line cycle, defined as follows: 
Here, T line is the line period and v bus and i bus are the voltage across the energy buffer and the current flowing into the energy buffer, respectively. For the SSC energy buffers, since the gate-drive power is derived from the dc bus itself, gating losses are also included in the power loss calculations. The measured round-trip efficiency of the electrolytic capacitors and 1-2 enhanced unipolar SSC energy buffers is shown in Fig. 28 . It may be noted that both the 1-2 enhanced unipolar SSC energy buffers, one with equal capacitance values and the other with optimized capacitance values, have the same efficiency. It can be seen from Fig. 28 that SSC energy buffers have very similar efficiencies as compared to electrolytic capacitors, while having nearly a third of the electrolytic capacitors' volume. The electrolytic capacitors based buffer has a peak efficiency of 98.4%, while both the optimized capacitance ratio and the equal capacitance 1-2 enhanced unipolar SSC energy buffers achieve peak round-trip efficiencies of 98.5%. The high efficiency of the SSC energy buffers is expected since they switch at low frequencies (low multiples of the line frequency), resulting in negligible switching losses. The conduction losses are also small due to the low ESR of the ceramic capacitors and the use of multiple paralleled ceramic capacitors to implement each of the three capacitors in the prototyped SSC energy buffer. The efficiency of the SSC energy buffer could be further increased through the use of lower voltage MOSFETs with breakdown voltages closer to the actual voltage blocking requirements.
VII. CONCLUSION
This paper presents a methodology to further increase the effective energy density of enhanced unipolar and enhanced bipolar SSC energy buffers by optimizing the capacitance ratio of the capacitors used in the circuit. It is shown that the relative enhancement in energy density depends on the required ripple ratio and the number of backbone and supporting capacitors in the energy buffer. For example, the effective energy density of a 1-10 enhanced unipolar SSC energy buffer, designed for a 10% ripple ratio, can be increased by 100% as a result of capacitance ratio optimization. The effectiveness of the presented methodology is validated using a 1-2 enhanced unipolar SSC energy buffer designed for an 8-W offline LED driver with unity power factor. The optimized capacitance ratio SSC energy buffer has similar round-trip efficiency as that of the electrolytic capacitors it replaces, while its passive volume is less than half their volume.
